

# INTEL SYSTEM DIAGRAM

01

<b>+3V/+5V S5</b>
PG.39
<b>+1.05V/+1.5V</b>
PG.40/45
<b>CPU Core</b>
PG.42~43
<b>DDR4</b>
PG.41
<b>Charge</b>
PG.38
<b>VGA POWER</b>
PG.46~47
<b>VCCGT/VCCSA</b>
PG.44

<b>SODIMM1</b>
2400MT/s
Max. 16GB
STD PG.17
<b>SODIMM2</b>
2400MT/s
Max. 16GB
STD PG.18

**INTEL SkyLake-H**

Processor : Daul / Quad Core  
Power : 45 (Watt)

Package : BGA1400  
Size : 42 x 28 (mm)

PG.2~8

**GPU**

**N16P-GT**

P19~P23

**VRAM**

**DDR3**

P24~P27

**HDD**

PG.33

**INTEL PCH**

**Lynx Point**

Power : Watt

Package : FCBGA837

Size : 23 x 23 (mm)

PG.9~15

**PCI-E x 1**

Port4

**LAN**

RTL8111GSH  
10/100/1000 PG.31

Port3

**WLAN BT COMBO**

PG.34

USB 2.0

PORT7

**PCI-E x 4**

**NGFF SSD**

SATA0~1 6GB/s

PG.34

**KBC**

ITE IT8987E/BX PG.37

LPC Interface

TPM

NPCT650 PAGE 33

KB PG.35

TP PG.35

ROM PG.12

FAN PG.35

**SLG3NB3454**

GreenCLK

PAGE 33

25MHz

**AUDIO CODEC**

**ALC255**

PG.32

G- Sensor

P35

Speaker

PAGE 32

Dual Digital MIC

PAGE 32

USB3-1 & USB3-2

**USB 3.0**

PORT1,2

**USB3.0 Ports**

X2

PG.36

PORT1,2

**USB 2.0**

**Webcam**

PG.29

PORT9

**Card Reader**

PG.36

PORT10

**DB IO Port**

PG.36

PORT5

**Touch Screen**

PG.29

PORT8

eDP (5.4Gb/s)

**eDP Conn.**

P29

DDI2

**ITE6515**

P28

**VGA Conn.**

P29


DDI1

**PS8407**

P30


**HDMI Conn.**

P30


	<b>PROJECT :ZRY</b>		
	Quanta Computer Inc.		
	Size Custom	Document Number BLOCK DIAGRAM	Rev 1A
	Date: Monday, September 07, 2015	Sheet 1	of 49

**SKYLAKE Processor (CLK,MISC,JTAC)**

Host CLK:  
Trace length < 11000 MILS  
Trace spacing = 15 .20 MILS




### Processor pull-up (CPU)



## CPU CORE SVID


Layout note: need routing together and ALERT need between CLK and DATA.

**CLOSE TO CPU  
PLACE THE PU RESISTORS**




**HWPD      VCCST PWRGD      CRB is via +1.05V PG**

CRB is via +1.05V PG




**CPU thermal trip**



**CPU VDDQ**  
Del R2574\_20141217

**Placement close to CPU.**



Note: please keep plane is enough for VDDQ 2.8A



**PROJECT :ZRY**  
Quanta Computer Inc.

Size Custom	Document Number <b>02 -- SKYPAKE 1/20(eDP/DDI)</b>	Rev <b>1A</b>
Date:	Monday, September 07, 2015	Sheet 2 of 49

# SKYLAKE Processor (DMI,PEG,FDI)

03


Lane Reversed

dGPU PEG\*16

PEG\_RCOMP  
Trace length < 400 MILS  
Trace width = 12 MILS  
Trace spacing = 15 MILS



DMI

Lane Reversed



CRT

CRT




DP & PEG Compensation  
eDP\_RCOMP  
Trace length < 100 MILS  
Trace Width 20 MILS Trace Spacing 25 MILS

+VCCIO 6,16,38,40,42,45  
+1.0V 2,5,6,10,16,40,45

	PROJECT :ZRY		
	Quanta Computer Inc.		
	Size	Document Number	Rev
	Custom	SNB 1/5 (PCI&DMI&FDI)	1A
Date:	Tuesday, August 25, 2015	Sheet	3 of 48



## SKYLAKE Processor (DDR3)




Follow SKL H DG page 574 to place Cap  
22uF x 14, 10uF x 35, 1uF x 68



! Need caps...



VCC Output Decoupling Recommendations		




**PROJECT :ZRY**  
Quanta Computer Inc.








Size Custom	Document Number SNB 3/5 (POWER)	Rev 1A
Date:	Monday, September 07, 2015	Sheet 5 of 49

EDRAM Only, PLACE CAPS IN ACK SIDE

Follow SKL H EDS page 135 to 45W(GT2): VCCSA=11.1A (GTx)





Follow SKL H EDS page 135 45W: VDDQ=2.8A




**PROJECT :ZRY**  
Quanta Computer Inc.

Size	Document Number	Rev
A3	SNB 4/5 (POWER & GND)	1A
Date:	Monday, September 07, 2015	Sheet 6 of 49


原本 net name




	<b>PROJECT :ZRY</b> Quanta Computer Inc.		
	Size Custom	Document Number SNB 4/5 (POWER & GND)	Rev 1A
Date:	Tuesday, August 25, 2015	Sheet 7	of 49



# Haswell Processor (GND)



# Haswell Processor (RESERVED, CFG)




## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training

## CFG[3] (PHYSICAL\_DEBUG\_ENABLED (DFX PRIVACY))

0 Enable; SET DFX ENABLED BIT IN DEBUG  
1, Disable;





## CFG[6:5] (PCIe Port Bifurcation Straps)


















11: (Default) x16 - Device 1 functions 1 and 2 disabled  
10: x8, x8 - Device 1 function 1 enabled; function 2 disabled  
01: Reserved - (Device 1 function 1 disabled; function 2 enabled)  
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



**PROJECT :ZRY**  
**Quanta Computer Inc.**

Size Custom	Document Number SNB 5/5 (GND)	Rev 1A
Date:	Tuesday, September 08, 2015	Sheet 8 of 49










**RTC Clock 32.768KHz**



Change from I to NI(For SCH List) \_20141212




**PROJECT :ZRY**  
Quanta Computer Inc.


Size Custom	Document Number PCH 316 (PCIE/USB/CLK)	Rev 1A
Date:	Tuesday, August 25, 2015	Sheet 11 of 49

PLTRST# Buffer

PLTRST#(CLG)






Add PCH Strap Pin\_20141203  
Change B2725 from 1 to N\_20141212



SP@ socket P/N: DFHS08FS023 only for A-TEST





SPI ROM	Vender	Size	Quanta P/N	Vender P/N
Skylake 3.3V	WND	8M	AKE3EFP0N07	W25Q64FVSSIQ
	GGD	8M	AKE2EZN0Q00	GD25B64CSIGR
	EON	8M	AKE3EZN0Q01	EN25QH64-104HIP
Skylake 3.3V	WND	16M	AKE3DZN0N01	W25Q128FVSIQ

PCH SPI ROM(8M+4M)  
150ohm CS01502JB12  
33ohm CS03302JB29




**PROJECT :ZRY**  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 4.6 (GPIO/MISC)	1A
Date:	Monday, September 07, 2015	Sheet 12 of 48




waiting for define!





	Low	High
BOARD_ID0	VRAM 2GB	VRAM 4GB
BOARD_ID1	Reserved (Default)	Reserve
BOARD_ID2	No G-sensor	G-sensor
BOARD_ID3	TPM	No TPM
BOARD_ID4	No touch panel	touch panel


	SKU_IDO	VGA M/M Signal	Setup Menu	
UMA Only	0	UMA	Hidden	UMA boot
dGPU Only	1	GPU	Hidden	GPU boot


	Low	High
BOARD_ID5	Reserved (Before C1)	Reserved (After C2)
BOARD_ID6	Reserved (Default)	Reserve

### Skylake-H Strapping Table


Pin Name	Strap description	Sampled	Configuration	note
GPP_B14 (SPKR)	Top-Block Swap override	PCH_PWROK	0 = "Disable Top Swap (IPD 20K) 1 = Enable Top Swap Mode	
GPP_B18 (GSP#0_MOSI)	No reboot	PCH_PWROK	0 = "Disable No Reboot (IPD 20K) 1 = Enable No Reboot Mode	+3V 
GPP_C2 (SMBALERT#)	TLS Confidentiality	RSMRST#	0 = "Disable Intel ME Cryp to TLS(IPD 20K) 1 = Enable Intel ME Cryp to TLS	
GPP_B22 (GSP#1_MOSI)	Boot BIOS Strap Bit (BBS)	PCH_PWROK	0 = "SPI (IPD 20K) 1 = LPC	+3V 
GPP_C5 (SML0ALERT#)	eSPI or LPC	RSMRST#	0 = "LPC is selected for EC (IPD 20K) 1 = eSPI selected for EC	
SPI0_MOSI	Reserved	RSMRST#	(IPU 15 ~ 40K)	
SPI0_MISO	Reserved	RSMRST#	(IPU 15 ~ 40K)	
GPP_B23 (SML1ALERT# /PCHHOT#)	Reserved	RSMRST#	(IPD 20K)	
SPI0_I02	Reserved	RSMRST#	(IPU 15 ~ 40K)	
SPI0_I03	Reserved	RSMRST#	(IPU 15 ~ 40K)	
HDA_SDO / I2S_TXD0	Flash Descriptor Security Override / Intel ME Debug Mode	PCH_PWROK	0 = "Enable security in the Flash Description (IPD 20K) 1 = Disable Flash Descriptor Security (Override)	
GPP_E19 (DDPB_CTRLDATA)	Display Port B Detected	PCH_PWROK	0 = "Port B is not detected (IPD 20K) 1 =Port B is detected	
GPP_E21 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWROK	0 = "Port C is not detected (IPD 20K) 1 =Port C is detected	





5,10,29,31,32,34,35,37,38,39,46,47























+3VPCU

	<b>PROJECT :ZRY</b> Quanta Computer Inc.		
	Size Custom	Document Number PCH 6/6 (GND)	Rev 1A
	Date: Tuesday, August 25, 2015	Sheet 15	of 49





H\_SYS\_PWROK\_XDP R596 \*1K 4

XDP\_DBRESET\_N R152 \*1K 4




**PROJECT :ZRY**  
Quanta Computer Inc.





Size	Document Number	Rev
	<b>22 -- HSW XDP &amp; APS</b>	1A
Date:	Tuesday, August 25, 2015	Sheet 16 of 49




**PROJECT :ZRY**  
**Quanta Computer Inc.**


Size Custom	Document Number <b>18 - DDR3 DIMM1-RVS(8.0H)</b>	Rev 1A
Date: Tuesday, August 25, 2015	Sheet 17	of 49
















## 3V\_MAIN\_PWGD



## Reserve




**PROJECT :ZRY**  
**Quanta Computer Inc.**





Size	Document Number	Rev
	<b>N16P-GT - 3/5 (Display)</b>	1A
Date:	Tuesday, August 25, 2015	Sheet 21 of 49

The diagram shows a +3V\_GFX power plane with several decoupling capacitors connected to various components:

- R889: 10K 4, connected to GPU\_OVF#
- R890: 10K 4, connected to GPU\_ALERT
- R891: 10K 4, connected to GPU\_EVENT# D
- R892: 100K 4, connected to GPIO12\_ACIN
- R893: 10K 4, connected to +3V MAIN EN
- R894: 10K 4, connected to SYS\_PEX\_RST\_MON#
- R895: 10K 4, connected to GPU\_PEX\_RST\_HOLD#
- R896: \*100K 4, connected to MEM\_VREF\_CTL
- R897: 10K 4, connected to DGPU\_PSI





The schematic diagram illustrates the JTAG interface circuit. A +3V\_MAIN supply is connected to a network of resistors and JTAG pins. The circuit includes resistors R903, R904, R905, and R907, all labeled as 10K 4. The JTAG pins are TMS, TDI, TCK, and TRST#. The TRST# pin is connected to ground through a resistor.



	PU +3V_MAIN	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

	ROM_SI	DESCRIPTION	Vendor	Vendor P/N	QCI P/N	ROM_SI
2Gb	0110 (0x6)	DDR3 128MBx16,1000MHz	HYNIX	H5TC2G63FFR-11C		34.8K Pull down
	0111 (0x7)	DDR3 128MBx16,1000MHz	MICRON	M741J128M16JT-093G:K		45.3K Pull down
	1000 (0x6)	DDR3 128MBx16,1000MHz	SAMSUNG	K4W2G1646G-BC1A		4.99K Pull UP
4Gb	0101 (0x5)	DDR3 256MBx16,1000MHz	HYNIX	H5TC4G63CFR-11C		80.1K Pull down
	0001 (0x1)	DDR3 256MBx16,1000MHz	MICRON	M741J256M16RA-093G:E		10K Pull down
	0010 (0x2)	DDR3 256MBx16,1000MHz	SAMSUNG	K4W4G1646D-BC1A		15K Pull down


	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0001
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE	0001
STRAP0	Keep footprint to PU to 3V3_AON and PD to GND [Stuff 49.9K PU]				0001
STRAP1	Keep footprint to PU to 3V3_AON and PD to GND [Do Not Stuff]				
STRAP2					
STRAP3					
STRAP4					





Size	Document Number <b>N16P-GT - 4/5 (MISC)</b>	Rev 1A
Date:	Tuesday, August 25, 2015	Sheet 22 of 49

















**PROJECT :ZRY**  
Quanta Computer Inc.

Size	Document Number	Rev
	<b>N16P-GT_DDR3 - B2</b>	1A
Date:	Tuesday, August 25, 2015	Sheet 27 of 49


## DP TO VGA








The schematic diagram illustrates the power supply section of the AH9249NTR-G1. It features a +3VPCU input connected to a network of resistors (R449, R445, R448), capacitors (C658), and diodes (D22, D23). The circuit includes a voltage divider and a protection diode network connected to the LID+ line.

[illegible]



From PCH



	Pre	ISet	EQ	CFG	DDCBUF	DCIN_EN
NC(Low)	0 <b>dB</b>	default	12.4 <b>dB</b>	HDMI ID disable	default	default, AC coupling input
1(High)	1.6 <b>dB</b>	+13%	4.3 <b>dB</b>	HDMI ID enable	active DDC buffer with default threshold	DC coupling input
M	2.5 <b>dB</b>	-13%	8.6 <b>dB</b>	N/A	active DDC buffer without internal pull up resistor	N/A

Power trace tracking

2,5,9,10,11,12,13,14,16,17,18,19,21,28,29,31,32,33,34,35,36,37,39,40,41,42,45,46,47  
13,28,29,32,33,35,39,45+3V  
+5V




Pre	Output pre-emphasis setting
ISet	TMDS output swing adjustment
EQ	Receiver equalization setting
CFG	Configuration pin
DDCBUF	enable active DDC buffer
DCIN_EN	DC coupling enable

Pin	PS8401A	PS8201A
12	VDDR3	NC
15	GND	NC
34	ISet	NC
37	VDD33	NC




**PROJECT :ZRY**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	<b>HDMI (PS8407 4k*2k)</b>	1A
Date:	Tuesday, August 25, 2015	Sheet 30 of 49




## Leakage circuit (MPC)




## Reserve IOAC No Stuff



## Transformer




## RJ45 Connector




**PROJECT :ZRY**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>KB/TP/FAN</b>	<b>1A</b>
Date:	Monday, September 07, 2015	Sheet 31 of 49


Codec(ADO)




Codec PWR 5V(ADO)




Mute(ADO)




Internal Speaker




DC-DET circuit(ADO)




Power (ADO)




D-Mic (MIC)




Universal Audio Jack HEADPHONE/MIC/LINE combo (ADO)



Codec PWR 1.5V(ADO)



### ODD Power (SATA)(Remove)




## TPM NPCT650 (TPM)

SP@ BOM周邊上NPCT650  
A,B,C P/N:AL009655K01(SLB9655TT1.2- FW4.31)  
RAMP P/N: AL000650K01 (NPCT650AAAWX)





```
AL000650K01 :NPCT650AAAWX
AL009655K01 : SNI SLB9655TT1.2
```

TPMM 1.2	AL009655K01
TPMM 2.0	AL000650K01



**PROJECT :ZRY**  
Quanta Computer Inc.


Size	Document Number <b>HDD/ODD/TPM NPCT650</b>	Rev 1A
Date:	Tuesday, August 25, 2015	Sheet 33 of 49







USB Charger to 3.0 (UBC)




	CTL1	CTL2	CTL3	ILIM_SEL
SDP	1	1	1	0
CDP	1	1	1	1
DCP	0	1	1	X


GMT:AL003703000 (G3703)  
Ti:AL002544001 (TPS2544)  
Silergy:

RILIM\_LO is optional and the ILIM\_LO pin may be left unconnected if the following conditions are met:  
1. ILIM\_SEL is always set high  
2. Load Detection/Port Power Management is not used  
3. Mouse / Keyboard wake function is not used  
If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM\_LO < 80.6 kΩ.  
The following equation programs the typical current limit:  
(1)  
$$I_{OS\_typ}(mA) = 50,250 / (RILIM\_XX(K\Omega) \cdot 0.1)$$
  
RILIM\_XX corresponds to either RILIM\_HI or RILIM\_LO as appropriate.


USB 3.0 Connector (UB3)





0722 Added PAD1-4 as ESD protection





0722 Added PAD1-4 as ESD protection



Enable: Low Active /2.5A  
BCD:AL002822000  
GMT:AL000524007




USB protection diodes for ESD, as close as possible to USB connector pins.




USB protection diodes for ESD, as close as possible to USB connector pins.









USB2.0 DB (UB2)



Enable: Low Active /2.5A  
BCD:AL002822000  
GMT:AL000524007

Card Reader (CRD)










$L(\text{ripple current}) = (9-3.3) \cdot 3.3 / (3.3 \mu \cdot 0.355 \text{M} \cdot 9) \sim 1.784 \text{A}$   
 $I_{\text{ocp}} = 8 - (1.784/2) = 7.108 \text{A}$   
 $V_{\text{th}} = (7.108 \text{A} \cdot 14.5 \text{m}\Omega) + 1 \text{mV} = 104.066 \text{mV}$   
 $R(\text{Ilim}) = (104.066 \text{mV} \cdot 8) / 10 \mu \text{A} = 83.25 \text{k}\Omega$



**PROJECT :ZRY**  
Quanta Computer Inc.


Size	Document Number <b>SYSTEM 5V/3V (TPS51225)</b>	Rev 1A
Date:	Tuesday, August 25, 2015	Sheet 39 of 40




TDC : 0.45A  
PEAK : 0.6A  
Width : 40mil

4/16 Chaneg +VDDQ\_VTT to DDR\_VTTREF

TDC : 0.38A  
PEAK : 0.5A  
Width : 20mil




4/16 Chaneg DDR3L to DDR4  
Adding +2.5V Power Rail





Rail A (3 phase) : VCORE  
 Rail B (2 phase) : VCCGT  
 Rail C (1 phase) : VCCSA



## Skylake H42 - 45W (3+2+1 Phase)

### Vcore

Icc TDC PL2 : 56A  
 Icc Max : 68A  
 OCP : 88A  
 Fsw : 750KHz

### Vcore L/L :

R\_DC\_LL : 1.8mV/A  
 R\_AC\_LL : 1.8mV/A

### VCCGT

Icc TDC PL2 : 39A  
 Icc Max : 54A  
 OCP : 68A  
 Fsw : 750KHz

### Vcore L/L :

R\_DC\_LL : 2.65mV/A  
 R\_AC\_LL : 2.65mV/A

### VCCSA

Icc TDC PL2 : 10A  
 Icc Max : 11A  
 OCP : 15A  
 Fsw : 150KHz


### Vcore L/L :

R\_DC\_LL : 9.1mV/A  
 R\_AC\_LL : 9.1mV/A



**PROJECT :ZRY**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>CPU_CORE (ISL95855HRTZ-T)</b>	1A
Date:	Tuesday, August 25, 2015	Sheet 42 of 49



## Vcore

lcc TDC PL2 : 56A

lcc Max : 68A



OCP : A

Fsw : MHz


VCORE L/L :

R\_DC\_LL : 1.8mV/A

R\_AC\_LL : 1.8mV/A




VCCGT-2 phase




**VCCGT**  
Icc TDC PL2 : 39A  
Icc Max : 54A  
OCP : A  
Fsw : MHz  
**VCORE L/L :**  
R\_DC\_LL : 2.65mV/A  
R\_AC\_LL : 2.65mV/A

ISEN2\_B PR215 100K 4 ISEN2\_B  
8/24 reserve the GT short-circuit



VCCSA-1 phase




**VCCSA**  
Icc TDC PL2 : 10A  
Icc Max : 11A  
OCP : A  
Fsw : MHz  
**VCORE L/L :**  
R\_DC\_LL : 9.1mV/A  
R\_AC\_LL : 9.1mV/A


Remove 1.8V


## Thermal protection

Need fine tune  
for thermal protect point  
Note placement position  
TEMP=85C



For EC control thermal protection (output 3.3V)








### N16P-GT OpenVR Config:B

**+VGPU\_CORE**  
 Countinue current:42.2A  
 Peak current:80A  
 OCP:A  
 FSW:300KHz  
 L/L=0mV/A

	<b>PROJECT :ZRY</b> Quanta Computer Inc.	
	Size	Document Number
Date:	Monday, September 07, 2015	Rev 1A
	Sheet	46 of 49

19,20,21 +1.05V\_GFX  
19,21,22,37 +3V\_GFX





Model	Date	CHANGE LIST
	A	1. FIRST RELEASED
	B	1. L23,L24 change to correct footprint 0402. 2. Correct CN14 UART from 3V to 5V. (Page13) 3. Nostuff R270,R271,and stuff R268,R2699,D31,D32 for DDC HDMI 7-13 issue. (Page30) 4. Nostuff U22,C441,R200,and stuff R182. (Page2) 5. Chagne HDA power to +3V R296,unstuff R247. (Page14) 6. Chagne Code DVDD-IO to +3V R370 ,unstuff R366. (Page32) 7. Add R204 and unstuff R178 for VCCST_PWRGD. (Page02) 8. Change R424,R431 to 62ohm for Audio EA. (Page32) 9. Unstuff R207 and stuff R208 for DMIC. (Page32) 10. Stuff 50ohm for CATERR#. (Page2) 11. Unstuff R132,R133,R576 for CPU_OPC_COMP. (Page6) 12. Reserve U54,U55,U56 and add R970,R971,R972. (Page10) 13. Add U53,C812 for VCCST_PWRGD timing issue. (Page2)
	C	14. Change Jdim1,Jdim2 footprint to fix SMT issue. (Page17,18) 15. Change U14 to version 6516 =>AL006516001 , so unstuff R108, unstuff R110,R111. (Page28) 16. Change U23 to version 8201 =>AL008201003 , so R238 change to 4.99K, unstuff R229. (Page30) 17. SWAP NGFF PCIE10&11, stuff R952/R953 , R949/R950 , C1170/C1171 ,C1172/C1173. (Page34) 18. Add C687 for Pltrst#. (Page19) 19. Reserve C85 for VID . (Page02) 20. Unstuff R732 for PCH_SPI_IO3, it is ES sample only. (Page12) 21. Shortpad 0402 for R316,R301,R661,R656,R3,R4,R48,R99,R448,R444,R414,R418,R419,R182,R540,R543,R556,R998,R999 Shortpad 0603 for R347 22. Del R720,R319 ,Unstuff R719 ,stuff R718,R278,R723,R317 (Page11) 23. Shortpad 0402 for PR139,PR142,PR144,PR146,PR148,PR150,PR152,PR153,PR158,PR163,PR164 Shortpad 0603 for PR149,PR161. (Page38) 24. Shortpad 0402 for PR6278,PR6283 Shortpad 0603 for PR6125,PR6130,PR6285. Shortpad 0603 for PR6125,PR6130,PR6285. Remove JP6018,JP6021,JP6017,JP6019. (Page39) 25. Shortpad 0402 for PR115. Shortpad 0603 for PR164,PR256. Remove JP9,JP10. (Page40) 26. Shortpad 0402 for PR291,PR292,PR301,PR303,PR273 Shortpad 0603 for PR285,PR298. Remove JP13,JP16,JP17 (Page41) 27. Shortpad 0402 for PR57,PR55,PR203,PR205,PR213,PR212,PR198,PR210,PR208,PR206, PR182,PR183,PR168,PR174,PR179,PR178,PR202,PR197,PR169,PR176 (Page42) 28. Shortpad 0402 for PR67,PR237,PR238,PR62,PR225,PR226,PR66,PR235,PR236 Shortpad 0603 for PR234,PR224,PR233 Remove JP4 (Page43) 29. Shortpad 0402 for PR61,PR221,PR222,PR69,PR244,PR245,PR64,PR240,PR241 Shortpad 0603 for PR220,PR243,PR239 Remove JP3,JP5 (Page44) 30. Shortpad 0402 for PR282,PR284,PR272 Shortpad 0603 for PR121 Remove JP12 (Page45.) 31. Shortpad 0402 for PR98,PR99,PR103,PR73,PR74,PR109,PR108,PR97 Shortpad 0603 for PR94 Remove JP7 (Page46.) 32. Shortpad 0402 for PR184,PR167,PR79,PR249,PR253,PR92 Shortpad 0603 for PR93 Remove JP1,JP2,JP6,JP8 (Page47.) 33. C861,C864 change from 10P to 18P for CRB time issue. (Page11) 34. Change PR125 from 1.47k to 1.2K(CS21202FB13). (Page45) 35. Change U1 PN from 5243 to 5245, due to EOL. (Page29) 36. Add R369 and reserve U34 LDO circuit. (Page32)

Model	Date	CHANGE LIST
	C2	37. PR56 and PR216 change from 1ohm to 10ohm , it is fix black screen issue. 38. Shortpad 0402: R202, R553, R127, R142, R144, R151, R156, R123, R243, R233, R631, R691, R223, R635, R658, R628, R458, R324, R276, R724, R246, R296, R592, R593, R455, R456, R13, R234, R435, R417, R377, R370, R952, R953, R163, R165, R958, R959, R598, R601, R602, R604, R949, R950, R960, R954, R955, R956, R792, R821 39. Shortpad 0603: R754, R244, R245, R216, R256, R796, R219, R321, R218, R260, R314, R793, R277, R222, R217, R303, R302, R257, R220, R753, R328, R330, R259, R221, R297, R752, R109, R474, R14, R445, R810, R805, R824, R825, R396, R367, R368, L22, R429, R430 40. Shortpad 0805: R25, R16, R17, R164, R214, R310, R951, R610, R948 41. Reserve PR6291 for ISEN2_B and ISEN1B the GT short circuit. (page44) 42. Change USB3 Tx and Rx signal from port1 to port6, it is fix crystal issue. (page9) 43. Follow the change list 42, R991 change to NC and R990 connect to +3V_DEEP_SUS. (page13) 44. PR229 and PR232 change from 10kohm to 11.3kohm for VR thermal alert follow ZRW setting 110 degree. 45. PR125 change from 1.2kohm to 1.47kohm for h/w shut down sensor setting 85 degree. 46. PR56 and PR216 change from 10ohm to 1ohm. Its short turn solution no run to next C2 stage (page44)
	MV	1. Shortpad 0402: R565 , R115 , R340 , R619 , R351 , R623 , R707 , R8 , R663 , R177 , R379 , R392 , R397 , R331 , R329 , R348 , R400 , R389 , R343 , R341 , R412 , R394 , R338 , R387 2. Shortpad 0603: R369 3. Remove R460 , R457 for touch panel (page29) 4. Unstuff SW2 for cost down (page37) 5. Reserve TPM U44 (page33) and G sensor U10 (page35) 6. PR19 , PR21, PR31 , PR26 , PR216 , PR56 change from 1ohm to 10ohm for balck screen issue (pag43-44) 7. R769 change from 100K to 10K follow TP issue 8. U41.A36 and U41.A37 connect with GND, The reason to GND these pins is to minimize risk from ESD/EMI